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Abstract—A novel scheme for non-volatile digital computation
is proposed using spin-transfer torque (STT) and automotion of
magnetic domain walls (DWs). The basic computing element is
composed of a lateral spin valve (SV) with two ferromagnetic
(FM) wires served as interconnects, where DW automotion is
used to propagate the information from one device to another.
The non-reciprocity of both device and interconnect is realized
by sizing different contact areas at the input and the output as
well as enhancing the local damping mechanism. The proposed
logic is suitable for scaling due to a high energy barrier provided
by a long FM wire. Compared to the scheme based on non-local
spin valves (NLSVs) in the previous proposal, the devices can
be operated at lower current density due to utilizing all injected
spins for local magnetization reversals, and thus improve both
energy efficiency and resistance to electromigration. This device
concept is justified by simulating a buffer, an inverter, and a 3-
input majority gate with comprehensive numerical simulations,
including spin transport through the FM/non-magnetic (NM)
interfaces as well as the NM channel and stochastic magnetization
dynamics inside FM wires. In addition to digital computing,
the proposed framework can also be used as a transducer
between DWs and spin currents for higher wiring flexibility in
the interconnect network.
Keywords - spin-transfer torque, domain wall, digital logic
I. INTRODUCTION
Spintronics, a field of switching magnetization using variety
of sources [1], has recently been one of the most promis-
ing candidates in the beyond complementary metal-oxide-
semiconductor (CMOS) computing [2], as power dissipation
due to leakage currents in present-day integrated circuits in-
creases with device density, doubling approximately every two
years according to the Moore’s law [3]. The major advantage
of encoding digital information into magnetic states is their
non-volatility, which eliminates the delay and energy required
to save and fetch the data when a microprocessor is put
in a sleep state, with power off. It thus loosens the power
constraints in a microprocessor. In most of the proposed spin-
based logic devices [2], the bit is represented by the magneti-
zation of a single-domain ferromagnet, and the communication
between bits is realized using either spin currents [4], [5], the
dipolar coupling [6], [7], or spin wave propagation between
magnetoelectric cells [8]. However, no matter how well the
data is preserved while bits are transmitted, the data retention
time is degraded as the device size is scaled due to the lowering
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of the energy barrier of the magnet [9]. Hence, it is of interest
to seek an alternative magnetic structure in digital computing,
where bits can be retained longer in the path of scaling.
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Fig. 1: The schematic of the proposed computing element, comprising a lateral
metallic SV and two FM interconnects, where DW automotion is used to
update the magnetization of the wire. The damping mechanism in the region
bounded by dashed lines is stronger than that in the rest to enhance the
logic non-reciprocity, which is also optimized by sizing the input and output
contact areas (or varying Linput and Loutput). The blue, gray, and yellow
colors designate FM, insulating, and NM materials, respectively. The yellow
arrow represents the magnetization orientation in the wire. The magnetizations
pointing to +x and −x are defined as 1 and 0, respectively.
Using FM nanowires to store bits in digital logic can provide
better non-volatility than using a single-domain magnet due to
a higher energy barrier of the wire. Some spin-based devices
have been proposed to realize computation by controlling the
location of the magnetic DW in the FM wire using in-plane
spin currents [10], [11]. However, those devices need highly
resistive magnetic tunneling junctions (MTJs) to convert the
magnetic signal to the electrical one. The latter is used to
drive magnetization switching in the next stage for a more
complex logic function. On the other hand, the general concept
of using FM wires as interconnects has been proposed, in
which the shape-anisotropy-driven DW motion, also known
as DW automotion [12], is used to update the bit inside the
wire [13]. Recently, devices in the form of NLSVs connected
by FM wires based on automotion of DW has been proposed
due to full metallic structures and the possibility of energy-
free propagation of DW once it is created [14]. In contrast,
in NLSVs, only part of injected spins contribute STT to DW
creation in the interconnect, and STT becomes much weaker
as the shunt path in the device is reduced [15]. As a result, a
lateral simple spin-valve with a tunneling barrier is suggested
to eliminate the shunt path and simultaneously maintain the
non-reciprocity [16], [17]. While the device is able to fully
use injected spins for information processing, it still has some
drawbacks due to the fact that a tunneling barrier, that is
required to maintain the non-reciprocity [18] or overcome
conductivity mismatch [19], is highly resistive. As a result,
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in this paper, to further reduce the device resistance while all
the injected spins are used to manipulate the magnetization, a
metallic SV with FM interconnects based on DW automotion
is proposed as a basic element for digital computing (Fig. 1).
Unlike typical applications such as magnetic field sensors and
random access memories (RAM), where the asymmetry of SVs
is achieved by either making one magnet thicker than another
or having the exchange bias provided by an antiferromagnet on
one of the magnets, here the logic non-reciprocity is realized
by sizing different contact areas of the input and the output
as well as locally enhancing the damping process underneath
the input contact.
The rest of this paper is organized as follows: In Section
II, physics underlying this new computation scheme and the
method to implement an inverter, a buffer, and a 3-input
majority gate are presented. In Section III, a theoretical frame-
work of numerically modeling both device and interconnect is
presented in detail. In Section IV, simulations based on the
numerical model are shown to justify the proposed concept,
and some limitations and design aspects are discussed. Section
V concludes the paper.
II. DEVICE PHYSICS
This section covers essential physics behind the proposed
device and also shows how to implement functions such as an
inverter, a buffer, and a majority gate under this scheme.
Figure 1 shows the device structure, comprising a simple
metallic SV with two FM wires as interconnects. A voltage is
applied across the metallic channel. Since the resistance of the
FM wire is much higher than that of the NM channel thanks to
its small thickness, almost all of the current flows into the NM
channel rather than the FM wire. When a negative voltage is
applied at the input, electrons with spin polarization collinear
to the magnetization underneath the input contact are injected
into the NM channel. Because of strong screening effects
inside the normal metal, injected spins travel through the
channel mainly by diffusion [20]. As spin-polarized electrons
reach the end of the metallic channel, STT is exerted onto the
FM region under the output contact. As long as the magnitude
of STT is well above the threshold for local magnetization
reversal and within a certain range, a DW with a +x velocity
can be created in the beginning of the wire [13]. The DW
would propagate toward the end of the FM wire due to intrinsic
shape anisotropy [12]. Therefore, the bit is written from the
input to the output and passed to the next stage through
the interconnect. Furthermore, at the output, while a DW is
generated by the input, electrons with spin polarization anti-
parallel to the magnetization underneath the output contact
are accumulated at the interface and diffuse back to the input.
Thus, there is also STT exerted on the FM region at the input.
To reduce STT effects on the input for non-reciprocity, the
damping mechanism at the input is set to be stronger than
the rest of the interconnect, making the input’s response to
STT weaker. Note that local highly-damped regions may be
realized by intentionally increasing the impurity concentration
(e.g. Nd) at the end of the FM wire [21]. Making the input
highly damped can also ensure that the DW can disappear
at the end of the wire and thus no data reflection occurs in
the interconnect [14]. In addition to the local enhancement of
damping coefficient, the non-reciprocity can also be further
improved by varying charge current density at both input
and output, which strongly influence the magnitude of STT
in the device (see Supplementary Materials for analytical
derivations). On the other hand, if the voltage polarity is
reversed, STT experienced by the output is due to back-
diffusive spin-polarized electrons from the input interface.
Since spin polarization of these electrons is anti-parallel to
the input magnetization, the bit is inverted as it is written into
the output.
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Fig. 2: The schematic of a three-inputs majority gate under the proposed
scheme. An AND or an OR gate can be realized by setting one of the inputs
as a control terminal.
To sum up, the device is switched to lower-energy paral-
lel and anti-parallel configurations as negative and positive
voltages are applied, respectively. This feature is of interest
in digital computing since as the bit is encoded into the
magnetization, and a non-inverting or inverting logic can be
realized using the same structure by simply changing the sup-
ply voltage polarity. The device operation can be understood
by making an analogy to a simple spin valve with one layer
fixed and another layer free. Here a ”quasi-fixed” layer is
achieved by both reducing the STT applied at the input and the
input’s response to STT. In addition, a 3-input majority gate
is also of interest since majority logic is more efficient for
implementing combinatorial logic (fewer gates required). An
AND or an OR gate can be realized by setting one of the inputs
as a control terminal [22]. Figure 2 shows a 3-input majority
gate implementation using the proposed scheme. Similar to
Ref. [22], the magnetization underneath the output contact is
controlled by the net spin polarization of current flowing into
the output, which is mainly determined by the majority of the
inputs. Note that for a 3-input majority gate, if magnetizations
of the inputs are not identical (e.g. two inputs are in the +x
direction, and one input is in the −x direction), net STT at the
output is not simply the sum over all the contributions from the
inputs. In other words, the net spin torque is weakened under
non-identical inputs because there are some currents directly
flowing from one input to another due to different resistances
of the signal paths (e.g. parallel and anti-parallel configurations
result in low and high resistances, respectively).
III. MATHEMATICAL MODELS
To model the proposed scheme as shown in Fig. 1, spin
circuit theory is used to describe spin transport through NM
and FM metals as well as their interfaces [23]–[25]. Note that
in this work, at the NM/FM interface, the perpendicular spin
component is simply dependent on spin accumulation at the
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NM side [25], [26], instead of that across FM/NM interface
assumed in Ref. [24]. For FM nanowires, the magnetization
dynamics is captured by the stochastic Landau-Lifshitz-Gilbert
(LLG) equation. Similar to Ref. [14], a self-consistent numer-
ical iteration between spin circuits and the LLG equation is
required to describe the time evolution of the system. In this
section, the theoretical approach to model the proposed scheme
is presented in detail.
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Fig. 3: An equivalent spin circuit of a single device shown in Fig. 1. Blue,
yellow, and mixed blue/yellow bars stand for FM materials, NM materials, and
FM/NM interfaces, respectively. Black and red arrows stand for spin currents
flowing into the FM materials and charge current sources, respectively. Dashed
and solid bars represent shunt and series conductances, respectively.
An equivalent circuit of a single device is given in Fig.
3, where [GNM,se] and [GNM,sh] are the series and shunt
conductances of the NM material, respectively, [GFM,se] and
[GFM,sh] are the series and shunt conductances of the FM
material, respectively, [Gint,se] and [Gint,sh] are series and
shunt conductances at the FM/NM interfaces, respectively,
Lp, Lc, and tFM are the contact length, channel length, and
thickness of FM wires, respectively, and ~m1 as well as ~m2
are the magentizations at the input and output, respectively.
Note that all the conductances in Fig. 3 are 4×4 matrices,
and [Gint,se], [Gint,sh], [GFM,se], as well as [GFM,sh] vary
with the local magnetization and thus is space-dependent. The
number of FM and interface sub-circuits at both input and
output is determined by the size of the contacts (i.e. Linput
and Loutput in Fig. 1). The detailed mathematical expressions
of these conductance matrices can be found in Refs. [24],
[25]. In this work, the interface shunt conductance is only
required at the side where STT is present [25], rather than
both sides assumed in Refs. [27], [28]. This is because from
both experimental and theoretical studies, the transverse spin
component can only penetrate some typical FM metals (e.g.
Fe, Co, and Py) less than 1nm [29]–[31]. However, in some
weak FM metals such as CuNi, the transverse spin component
may appear at both sides of the FM thin film, and thus a
more sophisticated expression for the interface transport is
required [32]. The overall conductance matrix for a single
device, [G]
4N×4N , can be obtained using a nodal analysis
similar to Ref. [14], where a set of equations are established
by the fact that the net current at each node is zero and satisfies
the following equation:
[I]
4N×1 = [G]4N×4N [V ]4N×1 , (1)
where [I]
4N×1 and [V ]4N×1 are current and voltage column
vectors describing charge and spin components for all the
nodes in the circuit, N is the total number of nodes in the
circuit, and the index 4 includes one charge component and
three spin elements in the x, y, and z directions. By multiplying
the inverse matrix of [G]
4N×4N at both sides of Eq. 1, the
charge and spin voltages at each node can be obtained. And
the nodal current vector, [Iij ], including both charge and spin
components flowing from the i to the j node, is given as
[Iij ]4×1 = [Gij ]4×4
(
[Vi]4×1 − [Vj ]4×1
)
, (2)
where [Gij ]4×4 is the conductance with [Iij ]4×1 flowing
through, and [V ]
4×1 is the nodal voltage vector having both
charge and spin components. Thus, spin currents flowing into
the input and the output of a single device can be calculated
by solving the nodal equations of the equivalent circuit shown
in Fig. 3. To evaluate the magnetic responses of the wires,
spin currents flowing into the FM wires at both input and
output, calculated from the spin circuit, become the inputs to
the stochastic LLG equation given as
∂ ~m
∂t
= −γµ0
(
~m× ~Heff
)
+ α
(
~m×
∂ ~m
∂t
)
+
~m×
(
~Is × ~m
)
eNs
, (3)
where ~m is the unit vector in the direction of magneti-
zation, γ is the gyromagnetic ratio, µ0 is the free space
permeability, α is the Gilbert damping coefficient, Is is the
average spin current flowing into the FM wires, e is the
magnitude of the electron charge, and Ns is the number of
Bohr magnetons inside the magnet, defined as 2MsVFM
γh¯
with
VFM being the volume of the FM wire in contact to the
NM channel, Ms being the saturation magnetization, and h¯
being the reduced Planck constant. Note that ~Heff in Eq. 3
is the effective magnetic field including material anisotropy,
~Hm, shape anisotropy, ~Hs, exchange interaction, and thermal
random noise, ~Hth, and given as follows:
~Heff = ~Hm + ~Hs +
2A
µ0Ms
∂2 ~m
∂x2
+ ~Hth, (4)
where all the internal fields are defined the same as those in
Ref. [14], and A is the exchange constant. Note that since
the width and the thickness of FM wires are quite small,
magentizations in both y and z directions are assumed to
be uniform and thus the exchange field is only dependent
on the x direction. From Refs. [13], [14], it has been shown
that this assumption describes DW automotion well in terms
of some important quantities of interconnect such as DW
velocity and driving currents for DW creation compared to
full micromagnetic simulations. Once the magnetization of
the wire is updated after solving the LLG equation, the
FM and FM/NM interface conductance matrices will also be
changed accordingly due to their dependence on the local
magnetizations. Hence, the new spin circuit has to be solved
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iteratively to obtain the updated spin currents flowing into
the wire, and a self-consistent numerical solution between
the spin circuit and the LLG equation establishes a complete
dynamics of a single device. Similarly, a 3-input majority
gate can be simulated using the equivalent circuit shown in
the Supplementary Materials with the LLG equations for FM
wires.
IV. RESULTS AND DISCUSSION
In this section, the proposed concept is justified using
the numerical scheme mentioned in the preceding section
by investigating the logic non-reciprocity, and a buffer, an
inverter, as well as a 3-input majority gate are simulated. To
explore the potential of the proposed device, its performance
is also compared with NLSV and CMOS counterparts. In the
following simulations, the in-plane magnetized wire is used
due to a faster DW velocity compared to the out-of-plane one
[13]. The wire length is chosen as 300nm for typical local
interconnects [2], and the mesh size is 2nm. The magnetic
wires are modeled with the material parameters of permalloy,
in which material anisotropy is weak and thus the energy
barrier is mainly determined by shape anisotropy. Furthermore,
copper (Cu) is used as the non-magnetic material and the
length is chosen as 70nm, which can be further reduced to
improve the energy efficiency as long as the dipole coupling
between the input and the output FM wires is weak enough
[15]. Note that Cu transport parameters such as resistivity and
spin relaxation length are obtained through the compact model
developed in Ref. [33] by assuming that the specularity (p)
and reflectivity (R) of the wire are 1 and 0.1, respectively. If
not stated otherwise, for simplicity, the applied current pulse
is set to be 1.5ns to drive a single device. However, thanks
to DW automotion, the current can be turned off to save
energy immediately after the DW is created in the beginning
of the wire. Simulations parameters not mentioned above are
summarized in Table. I.
Symbol Value Unit
ρ 1.4× 10−7 [34] Ω·m
β 0.6 [23] -
lsf,‖, lsf,⊥ 5 [35], 0.8 [31] nm
Ms 8× 10
5 [36] A·m−1
A 1.3× 10−11 [36] joule·m−1
α 0.007 [37] -
lFM , wFM , tFM 300, 20, 2 nm
lNM , wNM , tNM 70, 20, 20 nm
G↑↑, G↓↓, G↑↓ 0.9, 0.1, 0.39 [23] 1015Ω−1·m−2
TABLE I: Simulation parameters in Section IV. ρ and β are the resistivity
and spin polarization of conductivity for permalloy, respectively. lsf,‖ and
lsf,⊥ are longitudinal and transverse spin relaxation lengths of permalloy,
respectively. lFM , wFM , and tFM are the length, width, and thickness of
FM wires, respectively. lNM , wNM , and tNM are the length, width, and
thickness of the NM channel, respectively. G↑↑, G↓↓, and G↑↓ are majority,
minority, and mixing interface conductances, respectively.
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Fig. 4: Time evolution of average magnetizations of FM wires for the
input (top) and the output (bottom) in a SV inverter with different damping
coefficients at the end of the wire.
A. Logic Non-reciprocity
To maintain the device non-reciprocity, it is of importance
to ensure that only the input can affect the output, not the other
way around. Hence, in our proposed scheme based on SVs,
the non-reciprocity is created as the magnetic response to STT
of the input is much weaker than that of the output, which is
realized by increasing the damping process at the end of the
interconnect. Figure 4 shows the effect of damping coefficient
at the end of the FM wire on the non-reciprocity as both input
and output experience strong STT. In Fig. 4, it can be seen
that in the case of the damping coefficient being 0.18, the
magnetization at the input is quite sensitive to STT, and thus
an inverter cannot be operated normally under positive bias
current. However, as damping coefficient is increased to 0.5,
the input’s magnetization is almost unperturbed even under
strong STT, and in such a case, the output magnetization can
be switched as expected. Note that the reversal of the average
magnetization in an FM wire implies the fact that a DW is
created by STT in the beginning of the wire, travels automat-
ically using intrinsic shape anisotropy through the channel,
and disappears at the end of the wire through the damping
process. Although large damping coefficient is desirable in
the proposed scheme, so far the highest one demonstrated
experimentally is only about 0.18 by intentionally doping Pd
into Py [21]. Therefore, another efficient way to improve the
non-reciprocity is to reduce STT exerted on the input by sizing
the contact areas of both input and output. However, since
the input and the output are closely coupled in a SV, it is
impossible to fix the STT at the output while reducing that at
the input. As a result, properly choosing the input and output
contact areas is critical for the non-reciprocity especially when
the damping coefficient at the input is fixed.
In Fig. 5, as the input contact length is increased from 20nm
(black) to 40nm (red), the input’s magnetization becomes less
disturbed due to weaker STT resulting from smaller current
density flowing through the input. However, since the magne-
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Fig. 5: Time evolution of average magnetizations of FM wires for the input
(top) and the output (bottom) in a SV inverter with different input contact
lengths. The damping coefficient at the end of FM interconnect is set to be
0.18 for Figs. 5 to 13.
tization at the input is still affected by STT due to the output,
one can observe that input’s and output’s magnetizations still
interact strongly with each other before the DW at the output
is created. The input can become less sensitive to STT by
further increasing the input contact length to 60nm (blue). In
such a case, the coupling between the input and the output is
significantly reduced, and a DW can be created faster. Note
that there is no guarantee that a DW can definitely reach
the end after creation, since a DW with −x velocity may be
created and then disappears in the beginning of the wire (e.g.
blue in Fig. 5). If 100nm is used as the input contact length
(olive), the input’s magnetization is almost insensitive to STT,
similar to setting the damping coefficient as 0.5 as shown in
Fig. 4. However, the time required to create a DW becomes
longer because STT at the output is weakened as the charge
current density at the input becomes too smaller.
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Fig. 6: Time evolution of average magnetizations of FM wires for the input
(top) and the output (bottom) in a SV inverter with different output contact
lengths.
Since in SVs, the input and the output are closely coupled
through STT, the sensitivity of the input to STT can also
be reduced by increasing the output contact length. In Fig.
6, it is shown that by increasing the output contact length
from 10nm (black) to 20nm (red), the time that a DW is
created becomes faster. This is because STT at the input
is also reduced by lower current density at the output. The
output switching becomes more efficient as the input is less
sensitive to STT even though the output current density is
reduced. As the length increases to 40nm (blue), the input’s
magnetization is almost unaffected by the output and thus an
improvement in the speed of DW creation is also observed.
However, as discussed in Ref. [14], a DW that is created
faster may not reach the end of the wire earlier because of
its slow DW velocity (e.g. blue in Fig. 6). The speed of DW
creation is not further improved as the output contact length
is increased to 100nm because the input’s magnetization is
already stable enough for efficient switching at smaller output
contact lengths.
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Fig. 7: Time evolution of average magnetizations of FM wires for the input
(top) and the output (bottom) in a SV inverter under different magnitudes of
driving current.
In addition to the damping process and contact area, the
device non-reciprocity can also be improved by smaller driving
currents as shown in Fig. 7, where the input’s magnetization
becomes less disturbed as the applied current is reduced.
However, the speed of DW creation becomes slower at smaller
driving current. This is because STT at the output is signif-
icantly reduced when both input and output current densities
are lower. Note that a DW cannot be created because of
insufficient STT if the driving current is too small (e.g. olive
in Fig. 7).
B. Buffer, Inverter, 3-input Majority Gate, and DW/Spin cur-
rent Transducer
As explained in Section II, the proposed device prefers
parallel and anti-parallel configurations under negative and
positive driving currents, respectively, and a buffer as well
as an inverter can be implemented based on that. Figs. 8
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and 9 show that by properly sizing contact areas and using
reasonable damping coefficient at the end (α = 0.18) for the
non-reciprocity, the device can act as an inverter (a buffer) as
positive (negative) current is applied. Note that DW creation
from the anti-parallel state is faster than that from the parallel
one, which is consistent with a substantial asymmetry between
the differential torque near parallel and anti-parallel alignment,
predicted by all semiclassical calculations of transport and
STT in metallic multilayers [23], [38]. Fig. 10 also demon-
strates that a 3-input majority gate can be operated normally
under the proposed scheme. Note that the switching responses
are different for the input patterns being 000 and 100 since net
STT at the output are different; thus, clocking a circuit with
majority gates may be non-trivial.
In addition to logic gates, the proposed scheme can also be
used as a transducer between the DW and spin current. As a
result, a hybrid interconnect system combing the advantages
of DW automotion and spin diffusion can be constructed
to propagate spin information. For instance, the interconnect
using automotion is energy-free, but it is difficult to bend a
DW interconnect to have a 90◦ turn due to pinning sites at the
corners. However, spin-diffusive interconnects can still work
well at abrupt turning angles. Therefore, the wiring in spin
circuits can become more flexible when this hybrid scheme is
applied.
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Fig. 8: Time evolution of average magnetizations of FM wires for the input
(top) and the output (bottom) in a SV device with initial parallel alignment
under positive and negative driving currents.
C. Comparison to NLSVs and CMOS Circuits
To explore the real potential of the proposed scheme, it
is required to compare the scheme based on NLSVs, which
can also provide a complete set of Boolean functions [14].
However, to have a fair comparison between two schemes,
here a performance optimization of NLSVs by engineering the
contact areas is briefly discussed. The equivalent spin circuit
for a single NLSV device can be found in Supplementary
Materials. Fig. 11 shows that as the output contact length
increases, a DW is created slower with fixed injected spins
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Fig. 9: Time evolution of average magnetizations of FM wires for the input
(top) and the output (bottom) in a SV device with initial anti-parallel alignment
under positive and negative driving currents.
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Fig. 10: Time evolution of average magnetizations of FM wires in a 3-input
majority gate based on SVs for the three inputs and the output (bottom).
−100µA is applied at each input. The input and output contact lengths are
40 and 20nm, respectively.
at the input. This is because in NLSVs, STT at the output
only depends on injected spins at the input; therefore, a
larger FM region needs longer time to be switched under the
same amount of STT. If the input contact length is increased,
meaning that both input current density and injected spins are
reduced, STT at the output is weakened and may not be strong
enough to create a DW as shown in Fig. 12. As a result, based
on Figs. 11 and 12, smaller input and output contact lengths
are desired in NLSVs to provide strong STT exerted on the
output. With the optimized contact size, Fig. 13 investigates
the minimum driving current in NLSVs, and it is found that
the minimum driving current in both schemes are similar (see
Fig. 7); however, the current density in SVs is much smaller
than that in NLSVs. This is mainly because in NLSVs, a
significant part of injected spins are directly flowing into the
ground, rather than contributing STT at the output. In SVs,
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all the spins participate the switching process. Note that the
non-reciprocity in NLSVs is realized by the asymmetry of
the non-local structure, and sizing different input and output
contact areas is only for performance optimization, which is
very different from SVs.
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Fig. 11: Time evolution of average magnetizations of FM wires for the input
(top) and the output (bottom) in a NLSV inverter with different output contact
lengths.
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Fig. 12: Time evolution of average magnetizations of FM wires for the input
(top) and the output (bottom) in a NLSV inverter with different input contact
lengths.
It is well known that the energy dissipation of current-driven
STT logic devices is mainly due to the wiring network linked
to the global power supply rather than the device itself [2].
Here 300Ω is assumed as the wiring resistance from the device
to the global power supply for the contact length equal to
10nm, and the switching energy is calculated using E = I2Rτ ,
where E is the switching energy, I is the driving current, R
is the wiring resistance, and τ is the current pulse duration.
Using I = 200µA as an example, the corresponding energy
for a single switching in a NLSV device is 18fJ (black in Fig.
13). Similarly, with the same driving current, a SV device only
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Fig. 13: Time evolution of average magnetizations of FM wires for the input
(top) and the output (bottom) in a NLSV inverter under different magnitudes
of driving current.
dissipates 6.7fJ due to lower resistance of the wiring network
(black in Fig. 7), and thus provides a new low-power option for
the STT-driven logic family. Since the proposed scheme can
be operated at lower current density, electromigration induced
by large current density in Cu-based NLSVs [39] can be
significantly mitigated. Table. II summarizes the comparison
between schemes based on SVs and NLSVs.
(Linput, Loutput) Ic E τ
SV (40nm, 20nm) 200µA 6.7fJ 1.12ns
NLSV (10nm, 10nm) 200µA 18fJ 1ns
TABLE II: A performance comparison between schemes based on SVs and
NLSVs. 200µA is applied to both structures to simulate inverters, and the
shunt path in the NLSV is 30nm. The delay (τ ) is defined as the total time
required for DW creation in the beginning of the FM wire and DW automotion
to the end of the FM wire. E is the switching energy.
In addition to the non-volatility and the eliminating of
the static power in circuits, another major advantage of the
proposed scheme is a straightforward implementation of a
majority gate as shown in Fig. 2, which largely enables a
significant reduction in the required circuit layout area. Table.
III shows a performance comparison for a 3-input majority
gate based on the proposed devices (Fig. 10) and low-power
CMOS transistors (15nm CMOS technology node) [2]. From
Table. III, it is shown that even though the switching energy
(or dynamic power) using the proposed scheme is still much
higher than that using the CMOS counterpart due to a slow
magnetic response of the FM metal to STT, the circuit area
under the proposed scheme is significantly reduced.
V. CONCLUSION
This paper presents a novel scheme using SVs and FM wires
to perform digital computation, and justifies the proposed
concept through comprehensive simulations including spin
transport in metallic multilayers and stochastic magnetization
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E τ Area
This work 20.1fJ 1.14ns 0.01µm2
LP CMOS [2] 0.069fJ 0.042ns 0.166µm2
TABLE III: A performance comparison for a majority gate using the proposed
devices (Fig. 10) and the low-power (LP) CMOS switches ( [2] F=15nm,
2018 technology node in the 2013 edition of ITRS). E, τ , and Area are
the switching energy, critical delay, and required circuit area, respectively.
The spacing between FM interconnects is assumed to be 20nm. A 3-input
majority gate function is given as O = AB + BC + CA, where A, B,
C are the inputs and O is the output. In the CMOS implementation, a 3-
input majority gate is composed of three 2-input NAND and one 3-input
NAND gates, which require at least 18 CMOS digital switches with routing
interconnects in different metal layers to minimize the area.
dynamics. The proposed scheme offers a new option to
implement low-power logic using current-driven STT due to
removing the shunt path in NLSVs, and is more suitable in the
path of scaling because of using FM wires to store bits, rather
than single-domain FM metals. Furthermore, the proposed
concept can also be viewed as a transducer between spin
current and magnetic DW, which may significantly increase
the flexibility in the wiring network of spin interconnects.
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